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P71 ABSTRACT 
A self-aligned method of implanting the edges of 
NMOWSOS transistors is described. The method en- 
tails covering the silicon islands with a thick oxide 
layer, applying a protective photoresist layer over the 
thick oxide layer, and exposing the photoresist layer 
from the underside of the sapphire substrate thereby 
sist on the islands’ edges will be exposed. The exposed 
photoresist is then removed and the thick oxide is re- 
moved from the islands edges which are then im- 
planted. 
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METHOD OF MAKING LOW LEAKAGE 
POSITIVE PHOTORESIST MASKING 
TECHNIQUES 
N-CHANNEL SOS TRANSISTORS UTILIZING 
The invention described herein was made in the per- 
formance of work under NASA Contract No. NAS8- 
31986 and is subject to  the provisions of Section 305 of 
the National Aeronautics and Space Act of 1958, (72 
Stat. 435; 42 U.S.C. 2457). 
BACKGROUND O F  THE INVENTION 
The present invention relates to integrated circuits, 
particularly to integrated circuits manufactured using 
silicon-on-sapphire (SOS) technology. 
A problem has heretofore existed in controlling the 
leakage of the N-channel (NMOS) transistor in comple- 
mentary symmetry metal oxide semiconductor (CMOS) 
SOS integrated circuits or in NMOS/SOS integrated 
circuits when the threshold voltage of the NMOS tran- 
sistor is very low. The reason for the problem’s exis- 
tence is that every open geometry, i.e. non CZL, transis- 
tor manufactured using SOS technology really consists 
of three transistors in parallel. The three transistors are 
a top transistor manufactured on the flat upper surface 
of the silicon island, i.e. on a silicon surface which is 
parallel to the (100) crystallographic plane and a pair of 
“edge transistors” which are manufactured on the edge 
of the island, i.e. on a silicon surface parallel to the (111) 
crystallographic plane. Since the edge transistors on the 
(111) silicon have a threshold voltage approximately 0.7 
volts to 1.0 volt lower than the top transistor, there is 
normally no problem when the integrated circuit is 
operated from a standard power supply voltage in the 
range of from 5 to 10 volts. The reason that there is 
normally no problem is that the top N-channel transis- 
tor threshold is generalIy set to be at least 1.5 volts, so 
the edge transistors are turned off when the top transis- 
tor is turned off. However, there will be a problem if the 
threshold voltage of the top transistor is reduced to 
below about 1.0 volt for low voltage operation. There 
will also be a problem if the N-channel transistors’ 
thresholds shift due to radiation exposure. Then, the 
associated shift in the threshold voltage of (111) edge 
transistors is even greater than that of the top transistor, 
and the shift can cause the edge transistors to go well 
into the depletion range. The shift in threshold voltage 
of the edge transistors is a major cause of post-radiation 
leakage current in SOS arrays. 
In  order to avoid the problems set forth above, the 
edge transistor leakage could be controlled by provid- 
ing a guardband, i.e. a heavily doped region, around the 
edge of the island in order to raise the threshold voltage 
of the edge transistors by increasing their surface impu- 
rity concentrations. This has generally not been done in 
the past, because no way of doing it which would not 
consume extra area and involve an additional photo- 
mask step was known heretofore. 
Heretofore various approaches have been utilized in 
manufacturing low leakage NMOS/SOS transistors. 
Such approaches are described more fully in US.  Pat. 
No. 3,890,632 entitled STABILIZED SEMICON- 
ING SAME, which issued to W. E. Ham et al. on June 
17, 1975; U.S. Pat. No. 4,178,191 entitled PROCESS 
INSULATING SUBSTRATE DEVICE, which is- 
DUCTOR DEVICES AND METHOD OF MAK- 
OF MAKING A PLANAR MOS SILICON-ON- 
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sued to D. W. Flatley on Dec. 11, 1979; U.S. Pat. No. 
4,070,211 entitled TECHNIQUE FOR THRESHOLD 
CON-ON-SAPPHIRE, which issued to E. Harari on 
Jan. 24, 1978; and co-pending U.S. patent application 
No. 093,011 entitled LOW LEAKAGE N-CHANNEL 
ING THEM O F  J. J. Fabula which issued on Feb. 24, 
1981 as U.S. Pat. No. 4,252,574. Each of the aforemen- 
tioned patents and patent application is incorporated 
herein by reference. 
SUMMARY O F  THE INVENTION 
The threshold voltage of the parasitic NMOS edge 
transistors is increased by increasing the well implant 
dosage at the edges of the NMOS epitaxial islands. To 
be effective, the increased ion implantation must go 
only into the edges of the NMOS transistors. Accord- 
ingly, a precise alignment is required. In accordance 
with the invention, a self-aligned technique for defining 
an ion implantation mask comprises the deposition of a 
thick oxide over the epitaxial islands. The oxide film 
must be thick enough to shield the upper surface of the 
island from the implant. The oxide film is coated with 
positive photoresist which is exposed from the back of 
the sapphire wafer, thereby using the epitaxial silicon 
island as a self-aligned mask in the definition of the 
photoresist layer. 
CONTROL OVER EDGES O F  DEVICES ON SILI- 
SOS TRANSISTORS AND METHOD O F  MAK- 
The exposed photoresist is developed and used as a 
30 mask in the etching of the silicon dioxide film. Careful 
over-etching of the oxide layer results in the edge of the 
epitaxial island extending beyond the edge of the oxide 
layer. The edge implantation is then performed. 
BRIEF DESCRIPTION O F  THE DRAWING 
In the drawing 
35 
FIG. 1 is a perspective view of the transistor manu- 
FIG. 2 is an electrical schematic representation of the 
FIGS. 3-5 are cross-sectional views illustrating the 
factured in accordance with the present invention; 
transistor of FIG. 1; and 
method of the present invention. 
40 
DETAILED DESCRIPTION O F  AN 
EXEMPLARY EMBODIMENT 
Referring now to FIG. 1, a silicon-on-sapphire (SOS) 
N-channel MOS transistor 10 is shown. The configura- 
tion of the transistor 10 is standard in that the transistor 
50 10 comprises an island 12 of epitaxial silicon material 
formed on the surface 22 of a sapphire substrate 14 in 
the conventional manner. The transistor 10 comprises a 
source 13, a drain 15, and a gate 20 which overlies a 
channel region. Both the source 13 and the drain 15 are 
55 of heavily doped N-type material, and the channel re- 
gion (not shown), which underlies the gate 20, is of 
lightly doped P type material. The entire surface of the 
epitaxial silicon island 12 is covered with a thin silicon 
dioxide layer through which contact openings (not 
60 shown) can be made to provide contact to the source 13 
and to the drain 15. The oxide layer also acts as the gate 
dielectric of the transistor 10, as is well-known in the 
art. 
In view of the manner in which the silicon island 12 
65 is formed, namely by etching, the edges 18 of the island 
12 have planes which are parallel to the (111) crystallo- 
graphic plane, whereas the top surface 16 of the island 
12 is parallel to the (100) crystallographic plane. As is 
45 
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known in the art, transistors formed on the (111) silicon 
plane have lower threshold voltages than transistors 
formed on the (100) silicon plane, assuming that all 
other things are equal. In order to increase the threshold 
voltage of the edge transistors, the edges 18 of the sili- 5 
con island 12, manufactured in accordance with the 
present invention, are made to have a higher surface 
concentration of acceptor impurities than the surface 16 
of the silicon island 12. 
modeled as a top transistor 28 in parallel with a pair of 
edge transistors 24, 26. The edge transistors 24, 26 are 
formed on the (111) edges 18 of the island 12, whereas 
the top transistor 28 is formed on the (100) top surface 
16 of the island 12. The increased surface concentration 15 
of acceptor impurities in the edges 18 relative to the top 
surface 16 serves to increase the threshold voltage of 
the edge transistors 24, 26 relative to the top transistor 
28. 
ent invention will be explained. The structure shown in 
FIG. 3 comprises a partially completed silicon-on-sap- 
phire transistor 10 in the middle of a standard process- 
ing sequence, of the type well-known in the art. The 
structure 10 comprises a sapphire substrate 14 having a 25 
silicon layer 12 epitaxially grown thereon. The epitaxial 
layer is defined into silicon islands by using a standard 
photolithography step. Typically, a masking oxide layer 
is thermally grown on the surface of the silicon layer. 
Then, a photoresist layer is deposited, defined, and 30 
developed. The developed photoresist layer is then used 
as an etch mask for defining the silicon dioxide layer. 
Then the defined silicon dioxide layer is used as a mask- 
ing layer in an etch of the underlying silicon epitaxial 
layer, thereby leaving islands where transistors will be 35 
formed. 
A silicon dioxide layer 32, preferably of deposited 
silicon dioxide, and having a thickness of between about 
6000 angstroms and 10,000 angstroms is formed over 
the surface of the silicon island 12 and the surface of the 4 0  
sapphire substrate 14 in any standard manner. A layer 
34 of a positive photoresist material overlies the silicon 
dioxide layer 32. 
The structure 10 is subjected to an exposure of ultra- 
violet light from the underside of the substrate, i.e. 45 
through the wafer, (represented by the arrows in FIG. 
3). The back exposure exposes the photoresist layer 34 
through the sapphire substrate 14 and through the sili- 
con dioxide layer 32. However, the back exposure is 
selected to have an intensity and duration such that it 50 
will not expose the portions of the photoresist layer 34 
which overlie the silicon island 12. Thus, the photore- 
sist layer 34 will be exposed above areas of the sapphire 
substrate 14 having no epitaxial silicon islands 12 
thereon, and the photoresist layer 34 will be partially 55 
exposed over the edges 18 of the epitaxial island 12. 
Following the exposure of the photoresist layer 34, 
the photoresist layer 34 is developed and used as an etch 
mask in etching the silicon dioxide layer 32. Following 
the etch, which is typically conducted in buffered hy- 60 
droflouric acid (HF), during which there will be under- 
cutting of the developed photoresist etch mask 34, the 
structure will appear as shown in FIG. 4. 
Next, the photoresist layer 34 is removed, and the 
silicon dioxide layer 32 is used as an implantation mask 65 
during the ion implantation of impurities such as boron, 
into the edges 18 of the silicon island 12 as shown in 
FIG. 5. We have found that a dose of 1.5x1012 
With reference to FIG. 2, the transistor 10 can be 10 
Referring now to FIGS. 3-5, the method of the pres- 20 
4 
ions/cm* at an energy level of 50 KeV is effective to 
reduce the edge leakage of the NMOS transistors. 
At  this point, normal SOS processing is resumed. 
Typically, the oxide layer 32 will be stripped. Then, a 
new oxide layer (the gate oxide) will be grown over the 
surface of the island 12. The gate 20, typically of doped 
polycrystalline silicon will be applied, defined, and 
doped to make it conductive. Then, contact openings 
will be formed to allow contact to the source 13 and 
drain 15. A metallization layer will then be applied and 
defined, and a protective oxide will be formed there- 
over. Finally, bond pad openings will be formed in the 
protective oxide layer in the standard manner. 
We claim: 
1. An improved method for forming an SOS FET 
device having source and drain regions of a given con- 
ductivity type, comprising the steps of: 
(i) epitaxially growing a silicon layer on the top side 
of a sapphire substrate; 
(ii) forming a masking layer on the surface of the 
silicon layer, the masking layer covering the area 
of the silicon layer where at least one island which 
will be used for forming a transistor is located; and 
(iii) removing the portions of the epitaxial silicon 
layer which are not under the masking layer In 
order to leave the islands on the top side of the 
sapphire substrate; 
wherein the improvement comprises: 
(a) forming a transparent masking layer over the 
surface of the silicon island and the exposed por- 
tions of the sapphire substrate between the islands; 
(b) applying a positive photoresist layer over the top 
surface of the transparent masking layer; 
(c) exposing the photoresist layer from the underside 
of the substrate, whereby only those portions of the 
photoresist layer which overlie the edges of the 
islands and those portions of the photoresist layer 
which lie between the islands will be exposed, but 
only those portions of the photoresist layer which 
overlie the top surface of the islands will not be 
exposed through the islands; 
(d) developing the photoresist layer; 
(e) removing only those portions of the transparent 
masking layer which are on the sides of and be- 
tween the islands that are exposed when the photo- 
resist layer is developed; 
(f) removing the photoresist layer remaining on the 
unremoved portions of the transparent masking 
layer; and 
(g) implanting conductivity modifying ions of a type 
opposite to that of the source and drain regions into 
the exposed edges of the islands. 
2. The method of claim 1, wherein: 
The SOS FET device is an N-Channel transistor: and 
the implanted conductivity modifying ions are 
boron. 
3. The method of claim 1 wherein said step of form- 
ing a transparent masking layer over the surface of said 
islands comprises forming a silicon dioxide layer over 
the surface of said islands. 
4. The method of claim 3 wherein said step of form- 
ing a silicon dioxide layer over the surface of said is- 
lands is accomplished by the thermal oxidation of the 
silicon islands. 
5. The method of claim 3 wherein said step of form- 
ing a silicon dioxide layer over the surface of said is- 
lands is accomplished by depositing a silicon dioxide 
layer over the surface of said islands and said substrate. 
4,393,572 
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6. The method of claim 1 wherein the step of remov- 
ing the portions ofsaid transparent masking layer which 
are exposed when said photoresist layer is developed is 
accomplished by etching. 
7. The method of claim 6 wherein said transparent 
step of removing portions thereof is accomplished by 
etching in a solution of buffered hydroflouric acid (HF). 
8. The method of claim 7 wherein said step of remov- 
ing portions of the transparent masking layer includes 
5 etching for a time sufficient to undercut said developed 
photoresist layer. 
masking layer is comprised of silicon dioxide, and said * * * * +  
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